

Ref



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



Publication number: **0 510 821 A1**

(12)

# EUROPEAN PATENT APPLICATION

(21) Application number: 92302855.9

(51) Int. Cl.<sup>5</sup>: G06F 12/08

(22) Date of filing: 01.04.92

(30) Priority: 22.04.91 JP 116693/91

(43) Date of publication of application:  
28.10.92 Bulletin 92/44

(84) Designated Contracting States:  
DE FR GB

(71) Applicant: International Business Machines Corporation  
Old Orchard Road  
Armonk, N.Y. 10504(US)

(72) Inventor: Murata, Hiroki  
2-14-24, Kouenjikita, Suglnami-ku  
Tokyo(JP)  
Inventor: Shimizu, Shigenori  
4-29-1-406, Kamiasao, Asao-ku  
Kawasaki-shi, Kanagawa-ken(JP)

(74) Representative: Blakemore, Frederick Norman  
IBM United Kingdom Limited Intellectual  
Property Department Hursley Park  
Winchester Hampshire SO21 2JN(GB)

(54) Multiprocessor cache system.

(57) The bandwidth of the data transfer among a main memory and snoop caches is improved by solving the bus neck in a multiprocessor system using a snoop cache technique. Shared bus coupling is employed for an address/ command bus 5 requiring bus snoop whereas multiple data paths coupled by an interconnection network 7 are used for the data bus not requiring bus snoop. The multiple data paths 7 reflect the order of the snoop operations on the order of data transfer such as to maintain data consistency among the caches.




FIG. 2

BEST AVAILABLE COPY

EP 0 510 821 A1